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CHAPTER 1 
INTRODUCTION 
With the recent trend toward digital processing of signals 
and the advances in digital circuit technology, various digits! designs 
of phase-locked loops have emerged. At recent conferences [ 1 j, C 2 1 
entire technical sessions have been devoted exclusively to digital 
phase-locked Imps. 
The development of digital phase locked-loops has proceeded 
similarly to the analog phase-locked loop development in that two basic 
problems have been considered:. tracki-g a carrier signal (or synckio- 
nizing bit streams) and demodulating FM signals. Typical problem 5s- 
sociated with carrier tracking are the mean time to gain lock, steady- 
state phase error probability density, mean t i m e  to lose lock, and the 
location of thresnold. Analyses concerning FM demodul-" ad02 COnCSiil 
the loop performance based of signal-to noise calculations and the !a- 
cation of threshold with a modulated input. 
One method used to track a carrier involves varying the sampiir.5 
t ime [3 3 in an attempt to lock on to the zero crossings. Another 1- . L C -  I-'- .Lr  
[4 ] uses in-phase sarr.pling and quadrature-phase sampliag in  order fa 
deterne phase error. In addition, these sampling rates are vacable. 
Other techniques [5 3 , [6 3 which are not completely digital, requi:e 
mid-phase and in-phase integrations, followed by a multiplication in 
order to obtain phase error information. 
One of tks earliest schemes for constructing B digital phase-!ock?A 
loop for FM demodulation 17 3 employed a voltage cmtrolled oscillatcr 
(VCO) using shift registers and a gate which detects when a px''ai7. A7L;i -b-  
ber of pulses are counted. The phase error signal is obtaineh usinc; CL 
exclusive-or gate whose inputs are the  \IC0 output and a lWc-lirnited . 
version of the input. The input to  such 8 digital p.\ase-locked loop d x ;  
not consist of a sampled signal, but rather the  hard limired form oi :he 
FM signal, which provides information about its zero crossings. Other 
1 
digital techniques 18 3 ,  I 9  2 ,  [lo ]use uniform samples of the FM 
signal b G t  require a voltage controlled oscillator and multiplier for ? : - , E S ~  
detection. The performance of these systems was obtained by conpster 
simulation. it is also possible to use a variable sampling frequericy 1; I 1 
to demodulate FM. 
It is interesting to note 'the digital phase-locked loop progress 
being made abroad. In Japan, hybrid systems have been studied [12 f 
c13 I in which the samplin9 process occurs after the phase detector, ana 
the digital signal converted back b;Lo analog form to drive a voitagz- 
controlled oscillator. Such phase-locked loops with sampled-data coairol 
were the forerxnners to the all digital phase-locked loops currefitly bein5 
investigated. 
The digital phase-locked loop present& in this thesis operates as 
a (nonlinear) digital filter: the input is the uniform sample sequence of 
the FM signal and the output is the sample sequence of tne demoduliitea 
message. All operations within the loop are digital: gating, storiricj in  
registers, shifting, adding biiiary words, and the VCO algorithm. Fdrti-er- 
=ore, the system is designed so that it operates on the input secuence in 
real-time, requiring all the digital operations to be performed within t?.s 
sampling period. This feature enables the digital phase-locked loop to 
be constructed and tested using actual modulation, instead of a compite: 
simulation. Since the digital phase-locked loop is designed using staii- 
dard logic operations, it can be constructed using LSI, with its advarita\;es 
of low cost and high reliability. 
The structwe of the digital phase-locked loop presented in this 
thesis is similar to that of an analog phase-locked l o ~ p :  the phase (mor 
between input and VCO is gene;ated by taking the prcduc: of these t v n  
signals, and this error signal is procassed Ly a digital filter. TWO ais- 
tinguishing features of this digital phase-locked loop are the red-time 
and synchronous operation. The restriction of real-time operation places 
limitations on the number and type of digital calculations allowable, as 
2 
well as placing an upper l i m i t  on the sampling frequency, 6s a11 
computati0r.s must be performed with one sampling oeriod. As a re- 
sult, it is necessary to sample the IF FM signal st a frequency below 
ths IF frequency; the permissible sampling frequencies for this sub- 
samplins process are examined in  Ch. 2. A secona conseqbence of 
real-time operation is L\e preclusion of digital -w'tipiiers, as ciigi;ci 
multiplication requires excessive cornputat' 1imG 7 lence dl gains 
appearing in the digital phase-locked loop t.re 1.3.vel.. of 1/2, whkh 
are realized by shifting a binary word. However. we must s t i l i  c e r s t ~ ~ c i  
a phase detector without using a binary rr,u!tlpLc=atior.. 
The solution to the phase detector problem is to use a vcltage 
controlled oscillator whose wave form is a sguare wave, having ?he 
values *lo Then the binary multiplicstion of the input by.the VCO s i q d  
reduces to a logic operation: the bits of the input word are sxc!i;sive- 
-3: gated by the V C O  outpct. Since the VCG output is rsqdired oaly ex 
the sampling t imes ,  an actual oscillator (or counter) is not prese;?.: in  
the system; instead, an algorithm is develo2ed which deternines ~ 5 s  
correct VCO output at the sampling t i m e  given all the previous VCO in- 
puts. This .algorithm is realized as  a logic operation which requirz? 
negligible computation t ime.  
Although using a square wave VCO makes real-time operation poss- 
ibile. the square wave introduces undesirable harmonics into the digital 
phase-locked loop. It is impossible to have all of these harmonics fall 
outside the loop bandwidth bebause ot the frequency aliasirq prvducec =;' 
-sampling. In order that these h a n c d c s  have a minimum effect on the 
loop operation, a design condition is derived. The harmonic contri5c:ion 
to the output is also calculated. 
The digital phase-locked loop internal arithmetic is performL 
with a finite number of bits and therefore quantiz;.;im noise is presen:. 
An examination of the quantization noise a t  t h s  c m r  signal leads 20 L 
second design equation for the loop. 
The original motivation for designing a digital phase-locked loo? 
3 
was to obtain threshold cx'iension over e a,i s c r x i x m r .  Co:.-.s\;~ar 
analyses of analog phase-locked loops c14 2 predicted up t9 scve?. 
dB threshold extension with a third order loop. In orcer to obtci? E,A 
ineication of the digital phase-lucked loo? performance set: :AI.< s:.;c?:c;, 
a deterministic model for an i n p z  noise spike is introduced to the 1002 
equation, which is solved on a general-purpcse digital coxputer,  ax5 
the result examined to see whether or not the disital phase-locked : G G ~  
follows the i..put s2ike. Although th i s  i-nethod canrict ;jrecict the abso- 
lute location of threshold, it Jges give a relative p a f c  - - a x e  measc;e 
between the first, second, and third order digital phase-locked 100,~s. 
The digital phase-locked loops were constructeci x i n g  DTL x.c!  
TTL logic cards and tested with sinusoidal and constmt rnodr;lation. 
It is found that the first order loop threshold is identical io ; h x  05 a 
discriminator, the second order loop provides threshold extessior, we: 
the first order loop, and, most hportantly, the t h i d  order ioog d c z s  & 
provide any tnreshold extension beyond the second crcer loo? and i: C&;I 
degrada the performance. 2nis important resu!t is found io be caziscc ky 
t h i  third order loop losing iock tempoiarily in responsa to an in>:; iloxz 
s9ike. 
. .  
. _ _  _- - -. 
- _  In addition-, to the experimental derermj . of th;-E!ShG; :, the kX*?CT 
of the :iGnber of :>its used and the resulting c:czation c;n the threskoid 
is determined experinentally. It is found that i f  the sampicti i i b ? i i t  si;rA 
is coded into a three-bit biira:y word, threshold is five dB worsc : k n  fcr 
coding into a ten-bit binary word. Tke result of truncating to ten bits  di 
bin& words in  the ltxy is to loss one dB in-threshold. 
4 
CHAPTER 2 
THE ALL DIGITAL PHASE-LOCKED LOOP 
In this chapter, the structure of the  digital phase-locked loop 
is developed, with particular attention to the real-time o2eration 
of the system. The restriction that the unit operate in real-timeplace:s 
limitations on the sampling frequency and on the number and type of 
cdcukitions performed by the loop. As a result, a computationally 
simple algor' xn is developed to represent square wave voltage- 
controlled oscillator: but although the algorithm is simple, the 
square wave introduces harmonics into the loop, A conditfGn which 
minimizes the harmonic contrfbution is developed, and it serves as 
a design equation. A second disigtr- equation involving quantization 
noise is introduced concedng  the maximum phase error allowable in  
the digital phase-locked loop. 
- 2.1 Digital Phase-locked Loop Stru cture 
The block dlagtaur ob the all digits! phase-locked loop (DPLL) 
is shown in Fig. 2.1-1. The received noisy FM signal is band-pass: 
f:Itered, yielding x (:) , sampled, and conwerted to a binary word, 
\ . From this point on, ell signals in the  DPU appear as binary 
words. The DPLL error signal, ek , i s  the product of the input 
the digital voltage controlled oscbllatm fVC0) output wk . Digital 
filtering of this error signal yields the loop output, yk , ?which in turn 
determines the new VCO output, w ~ + ~ .  The parttcdar dirt ,  al filters 
considered are a proportional path, proportional plus Sitegral paths, 
and Droportional plus Integral plus doublc integral paths, yieldfng 
first, second, and third order DEL'S respectively. The DPLL output 
is converted to a sta.wme signal by a digital-to analog (D/A) coq- 
and 
verter and low pass filtered to produce the analog output, y ( t  ). 
The digital p h a b e - i d s d  h o p  is designed to opsrate as a real- 
tima corr-yuter, raquirlng dl calculation3 O:, be performed in one 
sampling period. This requirement places restrlctions on the number 
and type of arithmetic operutions possible, and OR the sampling frequemy. 
5' 
. 
6 
- 2.3 Determination of Sampling kequency 
The aigital phase-locked loops were constructed using UT?, 
azd TTL logic, having speeds of 1 MH2 and 10 M€iz respectively. 
AUowinG for ten logic operations per computation intental (which is 
equal to the sampling pertod), the sampling frequency must be less 
thar. t /  (10 lclsec) = 100 KHz. Therefore it is impossible to sample 
the h d p a s s  signal x (t ) (Fig. 2.1-1) at the Nyquist rate or greater. 
it is, however, possible to sample the bandpass signal below the 
Nyquist rate without losing any inform&on. Let x ( t  ) occupy a 
bandwidth B FIZZ centered about fo Hz, ;8s shown in Fig. 2.2-la. Then 
it can be shewn C14 that a3 aUowahIe sampUng rate is: 
f 2 2 B  (2; 2-14 
S 
ne = fo * B / 2  (2 -2- 1 b) 
-S 
There arepther possible smapltng frequencies. To obtain them, 
first consider x (t ) sampled at twice the highest frequency component: 
f = 2 (f0 + B / 2). Tbe sampled spectnun appears in Fig. 2.2-lb. If 
the sampling frequency is reduced slightly, spectral overlap occurs- 
But if  we continue reducing fs# we reach the situation of Fig, 2 . 2 - h  
where fs = 2 (fo - B / 2 )  and no overlap is present- It is possible 
now to reduce fs until the arrangement of Fig. 2.2-ld appears, where 
f = fo + B / 2. Hence, fs can fall  anywhere within the interval 
S 
S - 
c(fo Bj2)D 2(fo - B/2) -1 
M e r  reduction of fs yields overlap, until we reach the situation 
of Fig 2.2-le; here fs r;: fo - B/2. W e  can continue to reduce fs until 
Fig, 2.2-lf results with fs = 2(f0 4 B/2)/3. Therefore, the sampling 
haquency may f a l l  anywhere ir, the interval 
c 2(fo f B/2)/3 , (fo - B/2) 3 
Continuing this process, the next allowable sampling frequency is 
f = 2 ( fo - B/2 )/3 s.?own in Fic . 2.2-lg, and fs may be reduced until 
S 
= 2 ( fo + B/2 )/4 as in Fi$ 2.2-1hD yielding the intend fs 
A 
0 
v 
I 
i 
I 
I 
1” i 
1 
I 
I 
1 
I 
c 
n 
v 
A c 
v Y Y 
r 0 c 
C % ( f  + B/2)/4,  2(f0 - B/2)/3 1 0 
X:G generalization of this procedu.= is that the sampling frequency 
~ u s t  id1 k. the interval 
(2.2-2j 
with ic an integer, for no spectral werlap to OCCUT. Of 
mast also have f 
Eq. (2-2-15) are induded fn the endpoints of the intervds of Eq. (2.2-2). 
Sunmarking the W e ,  if x@) is a badpass signal occupybg a 
barxiwidth B Hz c e n t d  about fo He, then x(t) is specified completely 
by Its sample values ab instants t = k/f Where 
we 
2 2 B. Notice that the values of fs specified by 
S 
S 
f 2 2 8  (2.2-3a) 
2 
-(f n+l o + B/2) ,  
. 
. 
.-A (21 2-3b; 
The important conclusion is that it is possible to sample x(t)  at a 
rate slower than the carrier frequency fo- 
For ease in implementation, we shall sample according to 
f = 2 B m  
S 
n.fs = f - B/2 
where rn and n are POSiUVe integers; together, these imply 
0 
fo/f ,  * n + 1/4m 
9 
(2.2-4a) 
(2.2-4b) 
(2.2-5) 
Usirig rn = I in EGS. (2.2-4) leads to an hteresting ir-terpre- 
tation. Writing the Sandpass signal x(t) as 
x(t) = a<t)cos2rifot + b(t)sin2rrfot (2 -2-6) 
where a(t) and b(t) are bandumited to 8/2 Hz, the sample values 
are, using Eq. (2.2-5) 
x(kTs) = a(kT ) c o s k n / 2  + b(kT ) s ink3 /2  (2.2-7) 
S S 
N a t e t h a t i f k i s a n e v e ~ t i f k t - e S ~  k = 2 p D  
Hence the even numbered samples provide information for reconstruc- 
ting a(t), since the Nyquist rate for a@) is 2 (312)  = fs/2, while the 
odd numbered samples provide infomation for reconstructing be). 
Having determbed a@) and be), x( t )  is determined via Eq. (2.2-6). 
. 
- 2.3 The Diqital Voltaqe Controlled Oscillator 
A voltage controlled oscillator WOO) is an oscillator whose frequexy 
deviatios from its nominal frequency is proportional to the input: 
-0 where y(t )  = V a l  inpilt 
w@) = voooutgut 
f - = v a  I ? u m  frequency 
0 
(2.3-1) 
In the digital phase-locked loop we are interested solely in the VCO 
output at tho sampling instants sin- only these vducs arc required 
for the computations. The \IC0 output at the sampling instant t = k Ts 
10 
Since WB nave y(kT ) 5 yk available, 3s opposed to y@), the 
integration is performed digitally as a summation: 
S 
k-1 
iJ.3-3) 
Not= that the summation extends onIy up to p = k 0 1: this is a 
consequsnce of ths causaliw of the dlgital fitter. Defining the VCO 
p h s e  by 
k-1 
we obtain the recursive relation 
- A 
@k - $-1 - %CQyk-l 
( 2.3-4) 
(2.3-5) 
and the voo ouiput is 
= g ( k q 2 m  + 8 , )  (2.3-6) i". Fig. 2-3-11 illustrates the computations required. to generate the 
VCO output. The VCO input yk (identical to the DPU output) is scaled 
and digitally Integrated (or'accumulated), forming the VCO 
phase % , which is then added to the carrier term, krg'2 m. And then 
the VOO waveform g ( = )  must be evaluated. 
b= %Co 
W e  can avoid the need for cdculat8.ng the carrier term krr / 2 m by 
recognizing that 
k- 1 
+ ( ~ / / K A  + G y ) (2.3-7) VCO k = $o 
P=O 
Tnet is, the carrier term may be obtained by int: :citing the constant 
k E/ 2 m. Hence, we may modify Fig. 2.3-1 to Fig. 2.3-2, which is cam- 
putationally simpler, as now only a constant term i s  added at each 
calculation. 
11 
r" 
4 
I 
c s 
12 
1 
. 
Tha nex? task is to choose the VCO waveform, g ( - ). Two 
factors sre important here: the complexity of the g ( ) comgi9tztion 
and the muftiplication of the VCO output a d  the DPLL haute 
_ -  
Tine function computation mist be sufficiently brief as it must be 
pe5aimed within tile computation intenral. This can be acsampiished 
using a read only memory @OM), me function argument is used to 
--ad&sss the ROM which is prepmgmmmed with the €unction values. 
Atypical access time is 22 nsec using TTL. 
Tine €unction values determine the cornpldty of the digittl aul- 
tiplication reQuired For, if the VOO output can assume any value i 
(i.e., any of the discrete Quantized values), as is the case for ~ ( x )  = s h x ,  
then the digital rnult@Uer must be able to multiply-two arbitrEry binaiy 
numbers, an opemtion whicfi more computation tine thzn is avsilsble, 
One solution to this problem is to utilize a- ROM. the binay words io 
be mukiplied are used a address the ROM, by cozcatemting the t "o  
words, for example, and the ROM stores the product at this abdress. ?:his 
scheme, however, is made impracfkzl by the memory capacity re@-€ 2 .  
For example, if we are working with 10-bit arithmetic, there are 
- 10 10 
2 - 2 
must store one million 10-bit words. 
. 
> IO '- possible products to compute, and hence the ROM 
A solution to the multiplication problem is to choose the VCO wsvs- 
form g (- ) to be a square wave, having only values * 1: 
(2.3-8) 
Hence the binary multiplication is reduced to a si.r.;!e logic operation: 
if g(x) = + 1, pass the input with no change: if 5 :x) = - 1, forx the '' m e  's 
complement (or whatever negative arithmetfz is used) of the input. Tlds 
operation is accomplished using exclusive-or gates and sufficient compG- 
tation time is available. 
14' 
?a complste the digital V C O  design, we nust specify now cj f ) 
i o  cmputed. 
- 2.4 Dicital VCO Algori'hrn 
Saving decided that the VCO outputs are limited to &1, VJS mus: 
now determins which of the two is correct, given the V C O  argument, 
kT/ 2m + 6 
in 
That is, we must determine whether the V c c !  argxnent k' 
intemd LO, n) or Lq 2n). Moreover, t!!e ir~tctmz~~~ ari? 
c o n s i d d  modulo 2n to accoant for the periodicity of g <. f . 6ut t !e  
binary numbers group themselves naturdly as a result cf the pattern of 
ones and zeros. For example, if we look at a list of &he binary x m 3 e r s  
- -  
from 0 to ?,*shoap in Table 2.4-1, and focus attention or: ;he secand 
digit, we immediately see that this digit partitions the orc$nai numbers 
into groups of two. Furthermore, we can arbitrarily szy tht the iSst 
group represents the EO, n) interval, ths ncxt group represents Z ~ G  
C q 2n 1 intend, the next group represents the C 2 n, 5 TI 1 i n t exd ,  
and so on. In fact, if the lkt of binary numbers is con'rinuec &ovz 7 - 
the same identification can be made using the second bit, s' i2ce t h i s  52 
always exhibits a periodic pattern. Futthennore, if we consider negztivs 
numbers using offset binary, EL? same identification csii he nraaa, as is 
seen in Table 2.4-2. There is an ambiguity at zero since thore are TWO 
bina7 representations of zero and hence the VCO output depends oit hcw 
the value zero is appioact,ad. But W s  difiiculty is minor, as the V C D  
argument wi l l  rarely be exactly zero. 
Therefore, the VCO outgut is determined by one bit of the binciy 
word representing the VCO argument: if this bit is a 0, +ha VCO ou:;c: 
is + 1; if this bit is a 1, the VCO output is - I. Ais, t o  allow for tha 
periodiCity in Sq ( -  ), the adder used to intec:Etztz  ne VCO input is EXG~.Y- 
ed to overflow. The particular bit used tc ;:zt:;srmine the VCO out2Lt 
fixes the VCO gain. Above we used the 2 ' s  place digit--hence the in- 
terval (0, 3' ) corresponds to the Interval [ 0 ,  n j, producing the  gain 
15 
! 1 3iinax-y Numbers, 0 to 7 
Table 2.4- L The binary numbers and their two's place digit 
2's Place Digit 1 
Table 2.4-2. The offset binary numbers and their two's placa digit. 
16 
0 
0 I 
r;/ 2 
volts, the VCO gain is n/ 2l S (rad/sec)/volt. In gsmrai,  usir.g the 
(rad/sec)/bhary numkr.  I€ the qusntization steg size is S 
._ 
n -  3 pia- ,digit produces the gait ;/ S 2 (rad/sec)/voli:. 
_ -  _- - -- .L-: - 
Note that we'must now add the constant c/ 2 m with the i m p k i t  gzin 
removed; hence we add the term (n/ 2 m 1 / g  2. kfso note tht  ?he out- 
put is I&ed Bn , the 2" bit of the integrator binary word. The V C C  
Output wk is determined from Bn via 
tl, Bn = 0 
wk= { -1, Bn = 1 
If m is a porver of 2, .the term (TT/ 2 rn )/ g is simply rspresented. f ~ r  
example, if the VCO output is determfned by the 2 bit (n = 4) then 4 
m / g a  = 10000 
and 
Of course, it is also possible to obtain v a l ~ z s  which are combina- 
tions of the above, such as 
n/(8/5)ga = n / 2 g a  + r / 8 g a  = 01010. 
Finally, in constructing the DPU the VCO output wk = *l is never 
actually generated. Instead, the Bn bit i s  used directly to prccess the 
a 
.. 
v-l 
b 
18 
I 
inysEt binary. For if eithe- one's ccr:nplement or offset binar\l sritkxetic - 
is erii?loyed, then negatiizg a binary word is equivalent to cornpiern&i.k, 
ytrt t + r o ~ ~ >  an excicsive- 
or gate, as shown in Fig. 2.4-2. Ir' R = 0. qa+e cutgut is idecticzl 
to the input (a multialicatfon by + 1 ) wbii- J 3 = 1, the gate OU'.?~?'. 
is the complement of %e i n p t  ( B  multipli :atic.n by - 1). E e x e  the r id -  
' -  it. Esnce the B 5it can gate each bit of thz 
il 
n 
n 
tipiier output is indeed w - xt . Of-caurse, if twe' s corA;hr~zt 
arithi: 9c w e e  employed, ths  erzhsive-or gating speraucn a w x  5e 
hdified.. 
t&$ the V& output, and the garticular bit usee deteminas tka im;;licit 
VCO g.&.- The product of DPLL in$& md VCG putput is realized GS a" 
- &diiisi~s-or gating operation, requirins negligale computsiii n time. 
k 
. -- - -  . .  
. Summarizing, we s-ee +hat one bit of the VCO ;;'guneat seit'zs to be- 
.- - .- 
. .. 
- .:~:. 
, - 
... - - -  _ _  -- . 
. -  .--z.- -
+- 2.5 ::-&sigri Considerations--Maximum Error Signal 
x .  
 
. _  '-fn -o&r for-the DFLL to demodulate without distonion, the s r r . ~  
s k g d ,  ek in fica 2.1-1, must be- an accurate measde of the ;;3?asc errsr. 
Eeiwe2.n the:hput md VCO, .The product of input signal ane V 0 2  c:;sA 
y%&d,c the-t&%. sk( yk -~ ek) , and therefore the difference Qk - zk 
mustbe kept mu& isss *an n/ 2 to have e - t he  szalier 
thfs;phase err&, the better is the approximatioc, However, e.,, is ra2re- 
seated by a binary word having a fixed number of Jitz ,  and Aec;-es;i:~g 
its--range of vdu& deteriorates the SI: 31-tc-quantizst.ion mise ratio. 
Hence a trade-o.ff . .  exisits between the ackracy c\r ;?.e ap>roxi~.x.zr~ 
P i n ( V k  --'pk) +.ck - Gk m.3 the signal-to-qu~~~izatioll r;o;si rrltiz. 
.- Let the system A/D converter code annlos siqnals a;r,p!i:ude iixix.xi 
to V volts into B-bit binary numbers, producinG 3 qxntizat lsn step s i x  
S: 
_ .  
... 
.. 
A -  
=* Gk. - C, k k' 
h 
. .  . .- 
. A  
S = Z 1 J / 2 '  (S.7-ij  
Let &be phase difference, (Pk - 4 range over 2 M of these !eves: k 
f 
! -  
i 
i 
? 
1 
i 
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azci L\e signal-to-hmonic noise is 
Eqs (2.5-5) azd (2.5-1) are placed in Figs. 2.5-1 ana 2.5-2 as a 
h c t i o n  of the nsxburn  phase difference, MS, for the case of 
cozverter w%ch accs.?ts e vclts rnsxirnur, 2nd iises iC a d  i2 kits  
respectively. ;rs expected, the sig~al-io-quantizat,io~ noise ra3a iz~?c-.-e:z 
w5en t!x? signal range increases, while tha signal-to-hazzorric nofst r 2 3  
deteriorates for imreasing sign21 ranee. Tie C L ~  it::'. $.ase-lozked !oo,ss 
are desigce< SO thzt these two retios x s  equ:'. Fx: Figs. 2.5-1 ar.6 2 2 - 2  
the m&ximum allowable phase errors ixs: 
A/D 
.. 
21 
w 
Q 
I 
! 
22 
23 
24 
(2.6-3) 
as 
(2 -7-2) 
. 26 

The A I D  converter employ& generates words in offset binary 
fOrm: &e most significant bit is the sign btt w ~ a \  is a I for positive 
voltacjcs; rrogative voltages are re?resente;f by the cornpierrent of the 
caraspxtdfng positive voltage word. W.exe are two representations of 
zero vdb:  + O  = 100..oO; - 0  0 l L . L  Table 2-8-2 illustrates the 
offset woms OMained when the -ut voltage is betweez -7 and 
+'t volts; for simplicitp d y  4 bits are used. The AfD conv- used 
i n t h e D P U c o n v @ l t s t r o l t Q g e s ~ ~  - 5  and +5 voltsinbo IO-bit 
O f f S e t b i m x y w Q l d S o  
-. 
1 1 
4 - (+4)  - T (1100) 
and 
- p 4 )  1 = ~ ( 0 0 1 1 )  1 - 0110011 
-- 1001,oo 
Voltage Levels (volts) 
+ t  
6 
5 
4 
3 
2 
1 
0 
- 1  
- a  
- 3  
- 4  
- 5  
- 6  
- 1 -  
Offset Binary Wofd 
1111 
1110 
1 1 0 1  
1100 
1 0 1 1  
1010 
2 0 0 1  
r o o 0  { 0 1 1 1  
0 1 1 0  
0101  
0100  
0011 
0010  
0001  
0000  
Table 2.8-1. Illustmhg offset binary coding. 
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Example 2.8-1 4-3 = 1011 
+ 2  = 1010 
Step 1. 0 into sign bit 
1 0 1 1  
I O I O  
1 0 1 0 1  
Step 2. 1 0 1 0 1  
0 
10101. 
EKampfg 2.8-2 4-3 = 1 0 1 1  
-?a = 0 1 0 1  
Step 1. >carry into sign bit 1 
1 0 1 1  
0 1 0 1  
10000 
-
2, 10000 
1 
1 0 0 0 1  
Step3. Answer = 1 0 0 1  = +1 
- 2.8.3 Arithmetic Saturation 
I€ two numbers whose swn exceeds the voitago range am addsd using 
the above algorithm, era erroneous result occurs, referred to as overflow. 
F o r e % ~ p l e ,  4-43.6 1100 f 1110 * 1 0 1 1  (usingthealgorithm) 
but 1 0 1 1  6 +3. 
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1. lizsar digital filters it is possible for werfow to generate Urnit 
cyclas, v&iich can be elinhated by having the addition process saturate1 16 1 
Tha DBU is a nodhear digital filter, a d  to prevent the possibility of 
limit cycles, the &tWiietic is modified to include positive and negative 
satwatiaa when the E.W exceeds the allowable limit. - 
X-st, we must d&ect when overfiaw OCCUTS, and whether it is posi=?ve 
or rrcgative. Note 61at overflow can never occur when adding numbers oi 
o2pcxsite sign. When two positive num5Brs are added, the sign bit carry is 
1; if in addition, ov&uw occus, carry into the sign bit i s  also a 1. 
Xencs positive owerfiow occurs when *both of these carries are 1. Adding 
two negative numbers always produces a 0 sign bit amy, and maflow 
produces a 0 carry *-she sign b& herce negative overflow occu's when 
both ^ Jese d e s  are 0. These two conditions are easUy detected csing 
nand gates, as shown in €ig. 2.8-1. 
detetmfned an merfiow situztion, we may generate the most 
ssifive or most w a v e  number, whichever is required. The adder p k s  
sanvation processing is shown in Fig. 2.8-2, whex the adder is foliowed 
by a storage register and a Bank of nand gates. The invert& output of the 
storage-register i s  used; hence R = the complement of whatever is stored. 
The negativs overflow signal is inverted and used to reset the register; the 
positive overflow signal gates every bit through a nand gate. 
When no overflow occurs, N = P .= 1, and the register is not_ reset. 
The register stores C aad its output is E; each bit is complemented by 
the nand gates proslueing Y - C = C. 
men positive overfiow occurs, P = 0 (S '= I 1 and the nand gate 
output is Y = 1 1 1 1, the maximtun positive voltage, regardIes s of the 
register output . 
U 
When negative overflow occurs, N = 0,  P = 1 and the register is 
reset to zero, producing R * 1 1 1 2 
Y = 0 0 0 0, the most negative voltage. 
The nand gates invert this producing 
1 
N 
ao, 
.2i 
P 
P 
I -  
=- I 
i 
4 
T ? 
! 
cv 
I 
(v 
? 
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i 5 + 4  = + I  - 8  (2.8-1) 
+ 5 + 4  = 1 1 0 1 0  = + 2  
Note that the answer i s  too large. In fact. the addftfon dgorithm wa 
&ways generate a Iwger result because the overflow (the carry into t%e 
sfgir bit) is the end araund canyo Hence to achieve the COrtecQ overflow 
~ we must prevent the end around carry operation, 
IC-, consiaer the .Sum - 5 - 48 whose sum is 
- 5 - 4  = - 1 m o d 8  
The addition algorithm yields 
- 
- 5  = 0 0 1 0  O l  
- 4  = 0 0 1 1  
0 0 1 0 1  
- 5 - 4  = 0 1 0 1  - - 2  
Here, the difficulty i s  that the end around cmy is a zcro, when it should be 
34 
The D?LL output, yk, 
order loop: 
(3.1-3) ek = %OWk 
is simply proporkional to the error for a first 
(3 . 1 -5) 
where 
of *he loop output, as well as the implicit gain fr.*&uced hy the Sq (. 1 
= VOO gain, which includes bth any exalicit scaling 
algorithm, as explained in Ch. 2. Finally, the VOO output is 
w = Sq(kn/2rn + Gk) k (3.1-6) 
35 
x 
Q 
5 
w 
3 
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CQd-t.?ing gs. (3.1-2) through (3.1-6), we obtain the equation for 
the v a  phase e : 
= loop gain. 'Po this equation into a clearer Gvcdg wbra  G = 
form, the SQ ( ) function us- a Fourler series 
(3.1-8) 
(3.1-9) 
The first term is a measure ofthe discrepancy between the input aad 
VCO phases while \ is the COIltribEton from the harmonics generated 
by the square weve VOO. The DPU equatton is thus 
The left side of tbis equation i s  the digitized version of a first 
order ando$ bog, where the,derivutive is replaced by a difference: 
(3.1- 11) 
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Ssia 5izt tke corresponding asalog loop gain is 
4 = - f  G n s (3.1- 12) 
(3.2-1) 
In order that e,- 0 far any initial value $o , we must have 
(4j;r)G 2, as demonstrated in App. 1. I;arger loop gains require smaller 
transient times (where transient time is defined, for e ~ a ~ ~ p l e ,  as the time 
required for the VCO phase to be withih 0.1 radian), 
NOW if the harmonics are includeti, the gain iestriction 
is no longer possible to have ak-- 0 in the steady state. 
assume that = 0; then . 
. 
= - 2G (cos krr/2m) (Sqkn’2n) e, - ek = 6 e  k (2,292) 
which is shown in Fig. 3.2-1 for the case m = 4, and when this integrated 
Fig. 3.2-1. P!ie assumed DPU error signal % when both input aad VOO 
phase am fdentically zero. 
Ftg. 3.2-2. The steady state emr s 4 n a l  generated when the .input 
carrier is anmadulated. 
. 
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to kx " -. , tke result is not identicdly zero, as originally assumed. 
TkerGiore, mora care nust be takan in cdculating the VCO phase. 
= 0. Tinen 
+k 
Assaim that at k = 0 ,  the VCO phase is zero: 5 
0 
Now the VOO output w1 should be + 1: 
1 1 w 
Thm0m 
= Sq(1*17/2m+G 1 = S G ( ~ / Z ~ - ~ G )  = + l
n , 2 1 ~  - 2G 2 0  
and 
G 5 m / 4 m  i3 2-3) 
W e  shall see that this (in .addition to the obvious requirement G > 0 )  is 
precisely the gain restriction for stability. Then 
2n/2m > 2rr/2m - 2G - 2G cos n/2m = (n/2m - 2G)+p/2m - 2G cos n/2a) >a 
In fact, it follows that for 0 k 5 2m, 'the VCO output is + 1, since 
k-1 
and 
0 S k n / 2 m  + +k for 0 s k s 2 m  
40 
Siziiarly, t!!e V C O  odtpct remains ai - 1 for 2ntl k 4~-1. R R S ~ Y ,  
at k = em, the VCO phase is 
azd -;he sequence repeats. The resulting steady st+;e c u ~ x t  is stow: in 
Pig.3.2-2 for the case n = 4; it is an eight-goint sequecce fooi!owed by a 
seve-?aint sewerxe, etc. Note that thds signal has a zem ave:zge 
value, while the sequence of Fig 3.2-1 does not. 
T h  gain resuiction, Eq. (3.1-4) has mother inzarpi-etation: -: pre- 
vents the V O O  o~tput from executing two consecutive sign chanses; Lz., 
it prever.3 VCO jitter. To illus?mte this, note that the VCO argune3t al- 
ways increases: 
T!?erefore, if the VCO argument crosses from a - I to e i Z intenel, it 
=wit remain in the + 1 interval at least for the - . a c t  sample. In fa&, the 
most .the argument can increase is n/2m + 7/2n = n/m,  and hence tha 
V C O  output remains + 1 for at least m strn2les. 
Fig. 3.2-3 shows photographs of the D/A outr . I .:he firs': order 
DPLL for different loop gains. The DPLL has un' -c~-.vxd loop gefn 
( G = 1 and an explicit V C O  gafr of 1 / 16; t??. ....-- L t  V C O  gain was 
varied, producing different i m p  gains. The A/D csnver';er codes a 55 
.. 
I -  
s- 
c 
f 
i 
.- . -  ._ 
.I 
. .  - - .  -7 7-- 
%. 
I 
.I_ I 
: ... 
Fig. 3.2-3. D/A oGtputs of a firat order 3PLL having ioop gain G and 
rtn unmodulated input carrier. 
1 .  . .  
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wit izprti sign4 into 10-bit Sica-y words; the sampling frequency is 
50 KIiz and n =  4. 
f'tg. 3.2-3a shows the error signal when the Vc'o output is chosen 
ctsi;:~ +A2 third most significant bit of the Vrx> argument. Since this 
bit c z \ . ~ e s  ths vduc 5/4 = 1.25 volrs , the implicit VCO gain is z/l . 25 
aiia tka loop is 
G = (1 /16)  ("/1.25) = n/20 
Xote that this gain 1s less thzn the cri3sd gain, ~ / 4 m  = n/:6, and sa 
'he D?U should generate the secpence of Fig 3.2-2. Indeed, examining 
Fig 3.2-3a we see exactly the aaticiptited se-wace: nine lzvels,iollow- 
eci by sevea levds, f&owe< by nine levels, etc. The spijces see: oa 
the left side of some of the levels is a flaw in the D/A converter, not in 
the D?U. . , 
significiint bit, yieldins an implici t  gain or' n/G. 625 and s loa? gain 
Xext, in Fig 3.2-3b, the VCO 0utpri-t is chosen uskq the faurik most 
G = n/ 10 
which is greater than the criticai p i n  and ?,herefore should rest& in ET: 
unstable DPU. Fig. 3.2-3b bears this out: after two negative levels, 
the VCO output changes sign, producing a positive level, a d  chai-qes 
sign once again, generating a negative ievel. This is piccisely the COT-,- 
secutive VCO sigr? changes referred to above. Such a DPLL does m t  sen- 
erate the desired steady state sequence ead is classified as unst&le. 
Finally, the loop gzin is again doubled by using the iifth most signif- 
icant bit for the VCO output; G = n/5. Fig 3.2-3c shows that now there 
are two occasions where the Vc'o output changes twice consecutively; the 
third and eighth levels are inverted and the V C O  cc -rets itself on the 
foiirth and ninth levels. 
One final point concerning the steady sta- Zr ig rd ly  it was assumed 
that the initial VOO phase, Go,  was zero, which icd to the steady state 
error sequence. But 6 
this sequence. In order that the initial VOO output be + 1, we require 
does not necessarily nave to be zsro to genera% 
0 
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n 10 sssc:e t k t  the VOO generates, 2 m successive t.1 outputs, we examine 
i t s  x&::cat a i  k = 2n; if this aqj-unent is iess thw, 7, then all VCO out- 
2 t ~ s  fa: 0 s k s 2m are indeed f 1, sinca the V C O  argument always increa- 
ses. I-Iezce we require 
and therefore 
Go 2G 
Therefore, if 
0 I Go 2G (3.2-4j 
we ixe in the.steady state. 
- 3.3 "rwsient Response to an Unrnodulated Carrie; 
An analog phase-l&ked loc? Caving positive loop gain will drive any 
initial V C O  phase to zero (modulo 2n) in response to an umodulatt;d 
czrrrfer input. Initial VOO phases of f TI (modulo 2 TI ) place the loop st an 
unstable equilibrium point and theoretically the loop should remain there 
indefinitely. However, in practice, it is impossible to remain preciesly 3; 
this point and once perturbed from it:however slightly, the loop mfgrztes :a 
a stable equilibrium point. Theoretically it requires infinite t i m e  for t:?e 
VCO phase to reach zero; in practice, of course, this trar'siect tine is finite. 
The VCO phase of fAe digital phase-locked l c ~  t s s c i b e d  by Eq, (3.2-1) 
(Le., where the error signal harmonics are su?;ressed) is &so drlven to 
zero for any initial V o O  phasea provided the gain resxiction 0 <4G/n<2  
is met. Theoretically, inflnite time is required for t h s  VCO phase to rcack 
zero, except for certain isolated initial VCQ phases, for which a finite tinre 
. .  
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jAase jicdcding Z rndulo 2.n ). F&Elmzore, the tiansient time is always 
GIr:& -,d.s, depmding on the loop gain and tks i n k i d  V C O  ahase. 
\ 
?Ye have previously seen that if a 5 d . <-2G t ..ere is no tmnsfent-- 
Exit sttzfy state sequeace h g i r s  immediately. If $o > 2G the VCO out- 
p.li chanses siga before k = 2m+ 1, wL5c'n reduces *?he VCO piiase in a;& 
0 
@€fort o reach .the steady state. Moie precisely, if 
2G 4 cP,<2G + 2Gcosn/2m + R/2m 
then *.e VCO output wk is 
0 I k  12mt1 
k - I ,  k =  2m 
w =  i"' 
This result i s  proved in App. 2. The V C C  phase at k =-2m is 
= %-2G 
(3.3-1) 
(3.372) 
(3.3-3) 
That is, the VCO phase is r e d u c d  by 2G. Therefore, if in addition to 
Eq. (3.3-2) we have 6 <4G, then eZrn< 2G, and steady state is reached 
after 2m iterations. If 4G I eo 
0 5 GGrn 2G, and syeady state is reached after 4x3 iteration:. Continu- 
0 
6C, then 2 G  $2m< 4 G  and 
ing in this manner, the region in the do - S plane s7ecified by .3.3-1) 
i s  partitioned Into smaller regions; each region kes B Yriite transient t i m e  
associzted with tt. Fig. 3.3-1 illustrates xhesc regions for m = 4. 
If 
2~++Gcc,sn/2m+n/2m 4, < 2 G + 2 G c o s ~ / 2 m + 2 G c o s  2rr/2m+2n/Zrn (3.3-4) 
45 
.? . = -  
fig. 3.3-1. The partitioning of rhe region of E4.43.3-1). 
Flg- 3.3-2. the regions of FIG. 3.3-1 ~ l u s  tke shifted regions, with tr,c.lr 
associated trt-rsfent times. 
4 
.- . 
2m 0 e$ 
(3 -3-8) 
then 
(3.3-5) 
where 0 r 2m (App. 2). The VCCI phase at k= 2m is 
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23-r 
(3 3-9) 
(3 -3-10) 
(.up. 2) and thedore the transient i e q t s  a mte r.&r of iteiztions. 
The dwation of the transient for a given so azd G is cetsxsineci ky 
Wdhg upon the regions of Fig. 3.3-2 until the entire -.*is re- 
g i n  0 < G  < n/4m, 0 s Go s = is partitioned. For F. = 4, r;?e resdt 
of s u e  il COfStNCtiOLl is  illustrated ir; Fig. 3.3-3. 
vo < 0, This wiii complete the amlysis 
oi' the transient response since the D?LL responds iciemtidy to G,, as ir 
-does ta Bio + znn, with n aninteger. men ea is nagstive, a e  V- cut- 
put €3 initially - 1, wh!sh in turn produces a positive output which Lqcecscs 
n 
Xa&* we consider - - ~ t  .. 
LaiVMy negative VOO phase. Kmever, unlike the case for positive 
6 it is pxs ib le  to f a  into the steatiy sa ate bfoze 2 rs iterations. & ~ c z  
miming the transient analysis, we list thz VOO phase b the stezdy state 
smence- This Ust appears in Table 3.3-1, Recaznizing that t!!e steecy 
state sequence may begin at k = 0 or k = 2m, the ste&dy state VCC- -k-,asss 
~ e x v a f s  become the mion of the intervals for ijn a d  6 
Table 3.3-2. Hence. ff at any time ciur!!g the transient the VCQ ;?hzsa falls 
iSto the interval given in Table 3.3-2. then the stecdy state seqtxexe is 
genercted. 
E 
0 
listed in ri+2rn' 
-2G - n/2m s Go < O  (3.3-i:j 
then 
. io .15 /t6 
Fig. 3.3- 3. Transient t h e  (nomaLiz& so the sampling period) as a fuccdon 
of loop g a b  8nd positive initlAr VCO phase for the first d e r  DPU. 
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. -  - .  
-. - .  
I -. 
. 
. 
5 1  
+i; 1 k 3m (3 -3- 12) 
=ib* + %G (3-3-13) 
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s -  
. . .  - .. . . .  
Fig. 5.3-5. The reg- of Fig. 3.3-4 shifted down Md their associated 
transient times. 
(3.3-16) 
(3 -3-20) 
r- 
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-1 ,  O s k s r  
w = {  
k +1, r * l S k - ( 2 m  (3.3-2 1) 
where 0 S r 3m - 1 (App. 2). The VOO phase at k = 2m is 
2m- 1 
p = r + l  
+ G (+1)(-2 COS pn/2m) 
and 
' P i  3 2 6  2m 
(3.3-22) 
(3.3-23) 
(App. 2) so that the steady state is aparoached without an overshoot into 
the 8s  2G region. Steady state is reached at k = r+ 1 if, by Table 3.3-2, 
. 
Eq. (3.3-24) can be expressed in terms of eo : 
Note that it is impossible to fall into the steady state at k = r+ 1 if 
r > m, since the regions of Eqs. (3.3-26) and (3.3-2G) do not overlap: 
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R. Tkefirst  stes is to sca if i: is 3ossibIe to fd l  irrto the 
staac-r stzte saguence E%: r itsrztiozs; I 
of the reGfions of Eq. (3.3-20) acd R. (A. notad I;reviou3ly, t h i s  iatersec- 
tion Is xi1 ii r > m.) T 3 s  rsgios requhs  r zacsiezt iterzbons. For 
any 0-.5sr point in R, the VCO skse satisfies Eq. (3-3-22); Le., &er 2n 
samplas, it increases by the amam: 
we Z-d the htersectio. 
Xence, we translatz the previously cons'Luctcd resions upward. 3y this 
an-ioL-2, consider orJy their in';erseetion with R, and observe thzt the 
transleiit t i m e  for the translated region is 2m greEter then that For ti& 
origir.si region. After this constructdon, there will still be a >ortion of 
R which is not partitioned. To partitiorr this remaining region, we rrans- 
late tie newly constructed regions downard by the amount A, aad contime 
t'ds process until R is completely partitioned. The rssdt oft;?is process 
is illistrated in Fig. 3.3-6 where the entire region - TT I 6 
0 G < n/4m !s partitioned, for m = 4. Couplifig this figxe with 
Fig. 3.3-3 yields the complete .transienr behavior of the first order DPLL, 
since the loop responds identicdiy to $o+- 2n as  it does to Go. 
does not possess an unstabie equilibrium point (arS z..3;e precisely, sa- 
quence), as do both the analog loop and digital ioo;; without VCO harnonics. 
For assyme that the VCO is 180' out of phaza wl-h the input carrier. 
Then 
< 0, 
C 
One interesting feature of the digital phase-lcxked loop is that it 
. 
. . .  
v a  phase, which is initially nradians, becomes at k = 8: 
56  
2 
G 
W '  ~ ~ c j .  3.3-6. Transient t i m e  (normalized to t n a  sx-.:~i?.g pcriod) 2s L 
function of loo? gain and negative initial VCO pk3.s~. for the first orcisr 
D?LL. 
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We sts that it is impossible to keer, the VCO phase at -7 after ei.zht 
iterstions, but icstead t h i s  phess increases and tkc? D?TU appro;ckes 
the stale equLibri,um sequence o; Fig. 3.2-L. 
.A second feature of the DP'L is the variation of the traasieni Yna 
as a function or' the loop cain, G, far some fixed hi t i& VCO phise. Oi 
c jurse, we expect the transient t i m e  io decraase 6s the loop gaic incica- 
ses, as larger loop gains correspondto "fsster" loops. This indeed is 
the situation for an andog loop bct it I s  not p?r.scisely correct for the digi- 
t a l  lea?, with or without harmonics. 
a 
?or the analog loop (where r : ?  sum terns are neglected) descr'-Sec by 
we have T 
0 
(3.3-29) 
Since the left side diverges, we co.isider the Lr.e T for the initial V C O  
phase to reach 0.01 radian. (an arbitrary figure). Ther. 
58  
(3  3-30; 
Xiere, 0 
req&rct far f Gk zs 0.01 is cbteicad $s ci ic~.csion of loop gain, G, csing 
a sin?1s computer piograr?., er,d tk=a ieszits are! Aisslsyec! in  Fig. 5.2- 4 'CT 
3 
( 4  / 7) G C 3 for stajii2-y (Ses. 5 . ~ ) .  The z m b e r  oi i ~ e r & i s x  
; 
" 
= 7 / 2  and 6 
0 0 
= - ? r i a .  T& tr?yr.siar,'L t*:is &:e :*-r.;zt& a: dis;.;e:a 
vahies cf loo2 gzin and so t?.e ~ x p k  is c set of disc;et.: 7cir.t~. Notice th5t 
the  invar-e relationship between ~ e i a i r ,  Ar.d : xnsien: z ime  holds only fcr 
G 
0 ( 4  / n ) G  < 1 the V C O  p h s e  s ~ C ~ S  io zero .mc:onizzl!y bLt t!:zt :'or 
1 
Xotice that dthciiSh the difference equstior. E;. (3.3-2) is z discreze vz:sicn 
~ . i  the differential equction, Eq. (3.3-29), the  former exlibits twc distizc: 
transieat behaviors, while the latter oxhibits only one. Wr.en G is sxzl! 
xne ilfference equation is ;t good ap;sroximation to t 'x aiffereritinl EC;UZ;OA, 
ar,d ir?ieec! both equations exl ibi t  sirxilar mowtonic transieri: T e s ~ G i S S S .  
I-Iowever, if G bacozes lar4z~ ( ( 4 /T ) G > 1, to be exact), the a;proxixatiwi 
gets pGDier. Tis diZz +ierence equation is still stable but now exi~isi:s zz osc- 
illcrory transient, and the computed resuks  show L\at the rransient inzrzases 
as the  ko? gain increases. This is expected 3s larger loop gair. causes a 
greater overshoot of :he origin by 4 
to achieve iGk I I' 0.01. 
- 0.3, but riot for k s e r  loo? 3~:~s. ; iD in  .".p?. 2, we know ti& f x  
(4 17) G < 2 f': oscillates E ~ O L :  zero, its magnitude a>?rozcF.zi- -. zero. 
.. 
m d  hence rro:-e iterations sra requixd k 
F j r  th;e digital loop, with VCO harmonics ir,c:xcci, the trarisiex t:::.es 
sre ojtaincd from Figs. 3.3-3  and 3 . 3 4  
line zt e tkougk. the various regions. 
for $ 
0 
= y/2 and ;;b = -3n/8 ,  and we 
0 
59 
by sir.-.$y :oilowing a horizorAs: 
The .zsults ai.: displayed in iig. 3.2- 8 
see ttat the C L W ~  is rwghly an 
0 
0 
u 
3 
s 
0 
0 
I o  
i 
3 o t  
I 
! 
0 
A To = - 3 +  
0 
0 
Fig. 3.3-7. Transient t i m e  as a functiori of loo; c,si- for a Lrst order 
D?LL without narmonics. 
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4 
q?, = - a 4 8  
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- I -  'f 'f ? 
- XSALOG to:? 
0 D!GITAL LOO? 
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(3.4-8) 
64 
. -  
(3.5-4) 
- (3.5-5) 
. . _. 
model fs 
and takrag the d i f f e r e ~  ( I - t" )  *(z) as the input ':o.que:.cy yields the 
3 5 1.4 
66 
voicechAnnnfrequirlng 
f = 3500 Ez m 
# = s  
A f  = 10.5 I[He 
3 the A/D commter employs ten bits, we requfre 
67 
1. W / 8  = 100 0 0 i 0 0 0 0.0 0 0 3 
TXs follows from the fact that the sign bit represents 5 vdts. 
To understand the sequence of events in the first omer Z?’LL, co-xicer 
the timing diagram illustrated in Fig. 3.6-2. Tfie cczpitatiix kterval 
(:tentical to the sampling period; 
lnte~~aLs e shown. The last two are for +he V3;; .:m?c:zithr; *he rezxia- 
in4 thxee, l a M e d  AMI, E2, AT3 aze rzt use2 -2 ::c 2s’: aker D?-L-- 
they zre resewed for the second and xhi.x-3 ordsr D?ZL cosputations. Al- 
though Ftg. 3.6-1 explicitly shows a three-input adcer, ady a two-tnput 
20 P sec is L..-:i:< 2.x Eve addition 
68 
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w c 
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70 
ps;?s- I? the fsedback pzt!!, (1/16) y 
tents,cenoted Sy VCOka a d  this teagomry zsdi  is stored iz the V C O  
register. During *.e rlwt VCO coz.pitatioa interval, *he cor..ents of the 
VCO rzgister sddea to the cc astant (7 /8 )/( r/l. 2 9  a d  the result 
store5 again in theWCO register. 3.e V 2 0  register now contai.rAs tile r,ew 
vdue of the VCO argument, VCOk+ , , where 
is added to the VCO reGiszer con- k 
A 
' = p / 8 ) / ( i ~ / i . 2 5 )  + yk/16 + VCO, VCOkTl K 
This vdue is used to generate the VCO output by having the third IAGS: 
sig-iiiicant bit of the VOO register feed the exclusive-or gbEes. At 
t = 2G ~ s e c ,  the new input, 
begins 2gain. 
, is available and the compGtatioil qycla xk+l 
- 3.7 Output Noise 
In this section we compute the output thermal, quantization, and 
harmonic noise of the digitd phase-locked loop. .U luge input signal- 
to-nofse ratios, the DPU is able to follow the input modulation we-;? a 
small phase error; hencz the linearized model of E x. 2.8 is used in the 
calculation. This first order linearized model i e  s::av.~ in Fig. 3.7-1. The 
qaantization noise which arises from tne finks r.xfJer of voltage levtls 
availajle is present regardless Gf Gay thermal noisz, a2.d is responsbk 
for the maximum attainable output signal-to-noise ratio. As .he quaxi- 
L 
71 
W 
0 
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The &earlzed first order 
and *.e output noise power is 
Pfm 
DPTU hansfer function is 
73 
(3.7 -4: 
. .  . . -  -, - ..$.'./ 
(3,2-4); 
. .  
(3 .?-?I 
(3.7-8) 
w d  the outpG,is a constant: 
= 2 ; i L f / i - c  'k D 
Hence the output signal power is So = ( 2nAf/i c G )2 and 
% 
as =:?acted. 
If the modulation is sinusoidai, .he j-.put ;.-.E&: is 
(3.7-11) 
(3 ?-12) 
4 
'spike = 11% (3 .? - 19) 
'16 
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INPUT PHASE, qb 
I 020t 
. 
84 
V C O  PHASE, Gk 
:* 
0 
a 
0 
0 
0 
- -33- 
0 
0 
e 
a 
a 
e 
8 .  
.+ 
* *  + *  
.I 
i k 8  
9 
f 
Fig. 3.7-7. First order DPU =spar - to sinusoidal modulation. 
85 
Fig. 3.7-8, FOCXL program for solving the first order DPU equation 
with shcsafdal modulation plus an input noise spike. 
86 
m 
-ram Variable Equation Va.-iable 1 
I 
T t Spike durzition, Tspike 
Minimum c ~ ~ d e r  arq$itude, 
n 
E 
W 
G Loop gziin, G 4 
x Input phase, Ok 
EK Error sign& \ 
i . 
P. 
Table 3.7-1 . Correspondence between the variables appearing 
in the computer 3rogram or' Fig. 3.1-8 and the DPU eq..-&ion varides.  
VOO phase, 6, I 
I 
spond quickly-to the rapidly cl- :?.$ins input ahase .;&en a spike is present 
Notice also th& when the s p h  eapems, the inpct anplitcc ' md there- 
fore t5e loop gda) drops precisely when the phase is char.gin5 most rspid- 
ly. Hanse, i~ hi m&sirig 4 we reach a point wh.re the loop Secozes 
sluggish enough and ~etfinot failow the spike. 
) i E  i W U &  we oxpe-t the D P X  
to ioll9w it, as t w s  slo=ver spike wi;! be wh:.in the dyAiiSniic cap&ky 
of *a 1003. For example, Iet us introduce a 40-sarqCe spikc. hcviiig 
e=  0.2. 'Ithougt; the DPLL d i ~  not follow *.e corresponding 22-sampk 
spike, Eg, 3.7-i2 d u w s  thazi widening the spike allows the TPLL to 
fallow it: in a sense, the DPLL has =ore t i m e  tfi follow the phase chw -9, 
even though itc g a b  may amp. 
spike 3 a wider sp&e ( larger T 
In conclusion, tten, the analysis usi,,g the a h w  noise spikc ncdei 
sk.ows that we should r rt acy thrashold :mplnvement by the f:.rst 
tY d order DPU's where we have mors degrees of e e  JEI availahe 
( Le., additic .., loop gains ta ~Jjrst) that we e x p c ~ ~  to f i b s in  ?hre!shoX 
improvemest. 
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h 
VCG PSPSE, qn 
* 
s 
s 
s 
* 
ic 
* 
Q 
* 
* *  
3 
9 
ii 
3. 
3 
f 
FiS. 3.7-9. First order DPLL response to sinuso:Czl ntodulation ~Aus. 
a 32-sample, constant amplitude spike. 
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Fig. S -. - io .  First order DPIS re5ponse to siausoidal I;lcuulation plus 
a 32- sarna’.c, 0.5 minimum amplitude spike. 
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e 
0 
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0 
b 
e 
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e 
+ + +  8 
ac., * 
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Fig. 3 3-1 1. First order DPU reswnse to sinusoidal modulation pius 
a 32-sarngle. 0.2 mtlimum mplitude spike. 
V 2 0  P H A S E , G k  
0 
0 
3- 
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* 
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* ii. 
* *  * 
’* 
.hc * 
* *  
Fig. 3.7-12. First order DPU msgonse to sinusoid& modulation plus 
a 40-sample, 0.2 mCninw amplitude spike. 
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( a i  l j6a ) f  = f 
S o 
VCO. The desisr, eqdation developed i~ Sec, 2.6 gumteed tihat L3e a m  
term, at fs/2m Hz, falls outside the D 3 U  b&width. Eowever. since the 
sampling frequency is equi\ralent to zem frequency, the tern ~ 4 t h  q = 2m 
is the fist to fall into the DPIL basdwidth, and contributes to the ournut 
noisa. This term does not affect the VCO operatLon (as argued when devzl- 
oping the linearized model in Sec. 2.7) biit does contribiite ouaut.no1se 
which we labei harmonic distortion. 
To cdculzte the hilcmoaic distortion, we z.-.i5.: 33 Sack to the VCO a d  
find the harmonic terms which generate the &stortion. There are two such 
93 
. -  e . 
(3.7-52) 
Using the linearized mddel of Fis. 3.1-1, WG co~ckde "rat the farst or&x 
DPLL tracks this deviation wit!! a lag in phase: 
94 
bu 
He. Its amplitude is bouded 
(3.7-34) 
dB (3 .7-35) 
Now the noise in Eq. (3.8-35) will not necessarily he found at the 
low pass. filter output since the fmquemy 4mAf Hi nay fall outside 
the kilter passband. The €ilter is set to the maximum modulating frewericy, 
f ( Af)-/B, aDd Eq. (3.7-35) does aot agply if rn 
For example, if we are worfrfng with fm = 200 Rz, ( Af I = 606 32, 
an$ m = 4, then only freauency deviations less thjn 200/16 = 12.5 Hz 
contribute harmonic distortion as per Bq. ::.?-35). 'phis is not to say thst 
fregusncy deviations greater than 12.5 Hz contribute no distortion at all; 
they do contribute but not as a result of the 4m f I VCO hmonics. If 
we tabulate the harmonics generated by the mdti2lfer, eventually we find 
one that folds dowu fnto the fm basebands and s Z c e  the VCO harmonic 
amplitudes decre.m as l /n ,  ,the noise conkei~tion will certainly be with- 
max 
h the bund Of Ea. (3.7-35). 
Next, consider sinusoidal modulatfon with modulating frequency fm 
The hzmonic distortion ten;zs are 
sin f (4m-i)Asin (k 2rrfm/fs -t a) + 8 si&k 2”fm/fs 3 DEI-- 4ai-1 
4 2  
(3.7-37) 
(3.7 -3 8) 
(3.7-39) 
& 
(3 -7 -40) 
Xow im << f 
distortion is agpmdmatdy given by 
sothat fn Eq. (3.1-399, z 1 and A Q w 0 asci tbe S 
sin ( 4mB sink 2n€JfS ) 4 8m 16ma-1 (3 .?-4 1) 
( 4 d )  sink 2ir(2n+l) fm/fi 4 8m D2n+l n 16m2-1 2J2n+l 
w -  (3 -7 -42) 
where J is a Bessel function of order g, and the corresponding noise is P 
(3.7-45) 
Again, we must ba careful and remember that only diose hamonic :re- 
quencies gassed by the output filter will OonWute to the output distortion. 
Eq. (3.7-45) may be bounded by realizing that 4@ i s  large and using 
86 
asv-..,.--'. + , .,.i.. c acpression for the Bassel fanction: 
cos (x - nn j 2  - n/4) 2 - (3.7-44) 
(3.7-45) 
- - 
- 3.8 Ewerimental Resdts 
ed €or sinusoidal and constant offset modulation for modulation indices 
of 3 &.ad 10. The pammesers used were: 
Ths first order DPIlL was tested and signal-to-noise c m e s  obtain- 
band pass represent ation 
n(t) = nI(t)cos2nfot f fi2(t)sin2nfot (3.8-2) 
97 
I 
f 
a i  
f 2  
Ei 
i 
L^. 
E) 
k 
98 
(t) aaa n,(t) are icdzpecdent wkite noise sources tancilirrLtea 
L 
- 3.8.2 liesllrts ?or Constat Moddatiorr 
For the case of consiaxt offsei nsodula'iion the carrier is betued 3y 
ufiig Lle = 6 C O  Ez to 53.725 XEz. The outpct sigaai is constant 
linearized mode!, 
which corresponds to the output signal power 
= 1 0 l o g y t  = -5.4 dB 
The octpit  quantizatioa noise i s  calculated from Eq. (3.7-18) and zhe re- 
sults are: 
B = 3 ,  Ng = -92.4 dB (3.8-3s) 
(3.8-35) 
. 
are using a 50 KRz sampling frequency on a sign< ber,dli,mited to 200 Zz 
(for @ = 3). As a result of the mammoth oversaz;lk.;, the quantizatieri 
noise is undetectable. The question one wants ta Esk, then, is can the 
sampling frequency be reduced? In fact, reducing P provides more cox,pu- 
tation time. The answer lies in the design equation, Eg. (3.5-9), obtained 
The? reason for these extremely low 3igiires lias in the fact that we 
S 
Lrl 
>I= - .  . 
i 
rv 
i o  I 
i i at 
100 
rer'its is tke saznpled sequence 5c = -2 cos (kn/8 + 
the pawer spectral density of ,:he phase jitter is coxtan: cc6 
with f_ tha 
function 
3 
H(f)  2TTf/fSG 
101 
0 7.;. 
t 
I -is 
! 
i 
t : 
! 
- 0  
I -  
I 
Y 
i02 
c 
103 

e i afoo/& 
a& a. (3.8-4) yields 
ZII 1 
(3.2-5) 
In 'Lhe experimeataf setup the outgirt low pass €Ut= i s  set to f Ez. 
1T? 
E n c e  the noise measured at the ot;ltp3lt does uot include the thirc hmonic 
distcf':on generated by the VCU hanaonics. Also, th is  outpiit ater atten- 
uates the sigaal pawer an gdditiod S d§ so thee <=e aspaheritally ob-- 
sd slsnal power i s  - 9.4 - 3 = - 12.4 d&. Hence we expect the signal-to- 
noise curves to level off 6 dB below the corraspo.adfag curves for constact 
offset rnQdulation, as the phase jitter noise i s  the same for both : j j l?s of 
106 
107 
L') 
tr) 
0 
.9 
. 
C 
CI 
naisz. 
The. affect of the number of bits emplayed wwos determined exper- 
itnentelly. The des- numbef of bits were taken from the A/D output 
and the unused-hits tied to the complement of the sign bit. Fis. 3.8-7 
illustrates the DPLL performance using only three bits at the A/D con- 
verter. (this is the smallest number we could use, as two bits would 
pkmide only lev&? of t2.5 v. and 0 v. Our carrier amplitude is 2 v. 
hence all sampled walues would be truncated to 0 v. This repre- 
sents a prectical, 
S = l0/2 = 1.25 v. and the calculated output quantization noise is in- 
creased by the factor = 41 dB to -51.4 dB. The quantizatian 
W e  plus the - 47 dB jwer noise gives a total output noise of - 45.8 d2; 
the measured noise is -44.8 dB. 
a theoretic@ problem.) The step size is now 
More important than t!! leveling off noise is the effect or’ the use of 
fwer  bits on the threshold performance. With 3-Mt operation, threshold 
0ccs.m at 24 dB. whichis 5 d3 abooe the value far 10-bit operation. 
Au’Lhennore, this value is worse than that for a discriminator, indicating 
that spikes appear at the output when no spikes are >resent st the tiput. 
Observe from Fig. 3.8-7 that threshold occurs almost immediately BS we 
etiter the thermal noise region-atriost no 45O slope region exists. we 
condude that the large qumttzation noise in the phase emr signal plus 
the input thermal noise sufficiently perturb the phase error so as to cause 
the DPU to occas i d y  lose lock. The trans ient required to regain lock 
produces a spike in the output, ewen though no spike was preseki at the 
input. 
109 
. 
0 cn 
1'10 
CHapTER 4 
THE SEOOMD ORDER DIGI!ML PHASE -LOCKED LOOP 
As wlth the first d e r  DPU, we have 
(4.1- 1) 
(4.102) 
(4J-3a) 
(4.1-3b) 
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(+- -. 
. -  
- -  
, 
11.5 
The characteristic equation forlthe linearized model is 
(2.2-2) 
2 = ( s + l ) / ( s - I )  (4.24) 
(4/ri)Gqs2 + i: h ) G ,  s + 14 - (4/n)(2G1 + Ga) 3 =: 0 (4.2-5) 
(4.2-6b) 
(4 .2-6~)  
The first two ccmdititm are obvfws and the third is szdsfied v&en tvs 
use gains of the form n / 5- 2 with N a positive integer, Therefore 
w5ea the phase eumr i s  s m U ,  the second order 9P-U I s  stable regard- 
less of how much scding is fatroduced. Of =use, using this lkzar 
m d e l ,  we cannot coRc1ur38 8aything concerz2.9 :ks DPLL response to 
arbitrary inktial conditions (id*'sl integrator value, initial V W  phzsz), 
cis this BcquiswOn pmblem involves opera?lw inittally with large phase -. - , . -. .. . - 
- 
fs18 - 1200 % (4.398) 
(4.3-3) 
(4.3-5) 
117 
G2 5 O.OC54 (4-3-7) 
We choose - a p . 2 6  io O.OQ98 =t (4.3-8) 
as a €unction of r' and defiemine &e hciwim graphicaliy. In 
Eq. (4.S-9), O2 1s fixed by Eq. (4.3-8) a d  G, t&es on the discrere 
values n /5 2 integer. The rest13cdon of €q. (5.3-2) is 
equivalentto BL e4.05 XKz ~.iiifwereq~ireafactotoftwomthe 
inSquality, we and the possae values of N are N 2 3. 
field 02 second order D?U caiikidateo is nairowad jr con- 
sidering the resporse to the sduls~d noise sgike ia~mdxeci n Ssc. %?. 
As before we otiperimpore the spike en sinusaidal modulation, salve 
the DPLL d i f f m c e  equation, Eq. (4.1-11, b n ~  e x a s l a  t3e solution to 
determine whether or mt the DPU follows the s$ke. 
- 
with N 
The computsr program which achieves 2k ;s Shawn in Fig. 4.."-1, 
with Table 4.3-1 identifying tila variables. Tis  prtaram is essentially 
118 
119 
e 
GL 
-- Pi 
120 
tha same as that far L\e €bst order D?U, except for line 2-20 which 
integrates the scaled error signal ( 6 2  EK), arid inciudss tius value (IX) 
fn updating the VOO phase (PK). 
T b  comp\tteT results oM~??i;*red fot 3 N 8 ~ f e  Qat very iu- 
. pressfve. In a l l  cases, w h e ~  e =onstant amatude, 32-sampie duration 
spike Ss introduced, the DPIL loses lock and does not immediately re- 
gain lock. 3g . -  4-3-2 is t& VOO phase €ar_tae case N =4 a d  spike 
- - _  . .  - 
. .  . - ,  
m -  
- 0  
0 
- a -  
. .  . .  . -  
. .  
.~ . . .  ,- . - -  
- . .  
- .  
- .  
Q 
di 
9 '  
pis 4.3-2. Second order DPLS response to sinusoidal modulation plus 
a 82-samprS, coastaat axqUtudc spike with N = 4. 
e 
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Fig. 4.3-3, Second oder DPU response to sinusoidal modulation plus 
a 32-sample. constar& aaagdltude spike wtrh N = 3. 
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I 
-. s::.;; -a 49-samples results in ',?e DPSL reproducir-g the spike. as 
2ks::ated in Fig 4.3-6. If tke mirLmum spike sarnpltxde is arcpped to 
i ~:31t. 'LheDPLL LO longer ~ G ~ G W S  the 43-sa~ple spike; Fig. 4.3-7 
i L ~ s f & a s  tkis. Keeping ths n k L n . i  aapli-de at 1 volt, the spike 
ckxc3m must be izcreased to 70-sam2ies More the DPLL tracks the 
spike, 
For N = 5, t?xe D?U follows a 46-sample, constant amplitcda spik 
follows a 68-smpIe, 1 volt minimm am2Iintde spike. 
For N= 6, we find that *.e DPTU tracks a 40-ssmpk, constan-; 
zmplittde spike. If the ml;.ri;cum splke arpUtucie is reduced to I volt, 
aid the spike deration increased to 60 samples8 then the DPU loses lock 
as a msuk of the input s>S&.' '13ie' hisgnse is shown in Fig. Q.4-8, 
where we see it takes -0 cydes of modulation far the DPE 'EO regain 
lock. 
\\ 
Thus the choice €or thz prswrtionsI path gain is between K = 4 
and N = 5. In order to elininate one value we csasider the sp-ka sodel 
st-~arimposed on constact modulation, which resuits in a 600 IIZ fre- 
quency deviation from the carrier. The computer program is modified so 
that Hs Qk 2nk600/50000. 
For N = 4 the D P U  respanses to vb-ious constar.: amplitude spikes 
are illustrated fa Fig. 4.3-9. In (a) and @) the spike duration is 40 ana 
43 samples respectively and in bot!! cases the DPLL does not follow the 
spike. B 44-sample spike i s  introduced and the response-, (c), shews 
thaz "the DPU now follows a s  spike. When the spike is again widezed 
to 48 samples, the VCO phase develops an error of 4r radians (Fig. 4.3-94 
bsr;&d of the expected 2n racUans, This occurs because of the DPLL' s 
c.: .; : 'wisient response, which is observed in Fig. 4.3-9c as an 
I -  14 . 
shoot becomes suffident to bring the phase e x :  FJe.yor,d the unstable e- 
quilibdum point -1' pk = 6,= 3n, and so steady s;ete is reached at 
2- - . 
.: .a the steedy state input phase. In Fis. 4:.3-9d, this under- 
- Gk = 4n Hence the D P U  follows the 46-sample spike, and Sezeriittes 
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Fig. 4.3-6. Second =der D P U  response to sizuoidal modultttion p l ~ ;  
s 49-sample, constant amplitude spike. 
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Forward Loop Integratioa (.performed during AT I ) :  The sc&d 
ariar signal (signal 0 ) and FLI register (signal @ ) are added 
ismi *&e result is stored in the FLI register. 
G ~ i t p ~ t  Mciitioa (AT I): The emr signal a d  its integral are 
added 
sacs st Siis 'ae .  
stored in the output register. The D/A c0;zVersion also takes 
- 4.5 Oulnut Noise 
As with the first order 3?LL, the second cxder DPLL o~i?ut coz:&s 
quantization, thermal, and harmonic noise. In addition, a truncatio.7, noise 
is introduced as the D/A convert% uses ody ten  of the thirteen output 
signal bits. 
- 46.1 Quantization Noise 
The input signal is quantized using B bl ts  and a quantization step 
size Sa iatroducing white quantization noise k.aving power spectral den- 
G ( f )  = S "  T,/1% % 
where T, is the samplhg period. The linearized second order D P U  
-fer M O R  is 
140 
(4 .s -2) 
- 4.5.2 Therm& Koise 
Since ; second order DPU behaves approxiizateiy a a dZferzz- 
tiEtor, the output signal-to-noise ratio at h i ~ h  input signal-io-riofse 
ratios is given by the results of Sec. 3-8.1: 
for constant modulation 
Again, these results are iden 
discriminator. 
far sinusoid& modulation 
(4.5-4.a) 
(4.5-43 j 
icaI to those for 81 ideal differ,;ltia'cfng 
- 4.5.3 Truncation Noise 
The effect of truncating the number of Sits used i s  essen"Lfd.ly 5ie 
same as quantizing; howeverr in truncating, WE? quantize a finite, rxzber 
of levels into a subset of these levels. The expression fox 'ire quaztlza- 
141 
Note that if M is iarge, t?ds rz.iuces to the resdt for an error ~&-araiy 
distributed over the interval C +S 3 
Assurning the truncation error is enaepeneent frcm sanpie-to-sasgle 
ai6 5 a t  the D/A staircase looks like a sequence of impulses to the out- 
pit low pass filtsr , the power spectral density of fie txncation noise fs 
coastant r 17 1: 
(4.5-5; 
wiiih Ts the sampling period, Hence the truncation noise appearing d 
the outpu: is 
) 
2 2  -M *,-M- 1= - s  ( f  /f ) ( 1 - 2 .  );I-- 
m s  NT 3 ;4.3-?) 
whare fm is the output filter cutd A f  t’ requency . 
142 
. - . .." 
?. .. .- sar;;;onic i\rc!se -
Tklt haiinonfc noise gezsra"Le3 by tile sqiare wave VC3 is calcu- 
0m D = '!k -g-- sink2rr4nh::/f 
Tf 16n - I  S 
As with the qjsst d e r  DPTL, the harmonic distortion occurs ~i the 2i2- 
quancy 4m Af Hz. The proportion& plus integral filter has 2.2 tre.zs%: 
fUr.CtiOla 
If the hmordc frequency (4m A f  ) falls wit't.iz :he Gutput low gass ?Lite;- 
cutoff ( fm ), then the filter transfer func;ior, is ap3roxirnately 
143 
(4 3-13) 
(4.5- 16) 
(45-i7) 
144 
(4s-18) 
(4.5-18) 
X: (4.6-1) 
- 20log yk* = 5.1 d8 (4.6-2) 80 
(4.6-3a) 
(4.69%) 
145 
146 
I H 
Q 
6 
I 
1 t I I I I a -  
0 e3 -4- 8 R s 
0 
\ 
zrc 
00' 5 
CI 
m -  
U 
Y . 
148 

(4.6- iOb) 
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._ 
15 1 
b z 
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$ =  3, Si/q fm = 17 dB (4.6-1 ?a) 
6 =  10, Si/Qfm = 18 dB (4.6-llb) 
which represent impj.ovements of 1 dB and 3 dB respectively Over the 
ffrst order DPU. 
As &y mer$load, a tmncamn of three ms is irltmduced 
at ihe Q!A conver&er, as It can only accept ten bits. W e  a0 determine 
the on the DPU Berfannance of us- ten-btt 8rithmet.i~ through- 
out the DPLL. !l!hb 818808 that after scaling, we txuncate the result to 
tea bits, introducing tnmcatbn mise as shown in Fig, 4.6-6. 
. The noise source N corresponds to a tnurcatiOn of three bits, 
TI 
while %a re~msents a five-bit truncation. From &Q. (4.5-6), the power 
SBeCLraf deosirns of these noise source8 are 
watts /Sz -10 6.4 10 % 6 (4.6- 12) 
P c -  
i5 
k- e 
- .  
t 
U E ~ S  ?is linearized D P U  mod& the transfer functions relating 
N,,, and N to the output are respectively 
A i  Ts 
-.- 
-2 
NOW fm fss we have the approximation for I i 1 c 
. and the output truncation noise is X i  = - 35.9 dB. This is precisely 
the amount of phase jitter noise measured at the output and therefore 
the output mise should hercase to - 32.9 dB when ten-bit arithmetic 
is used. 
The above analysis does r.ot provide m y  bformation about the ten- 
bit arithmetic on threshold. This result was oixairsd expenmentaliy; the 
signal-to-noise c m e  i s  displayed in Fig. 4.6-7. First we observe That 
the CUNQ levels off at 34 dB, which i s  the anticipated 3 dB below the 
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which is appmodmately given by 
N + M  e 11. (S.3-11) 
(a (!im3-11) is B suffident condition for EQB(5.S-10); we note that M = 1, 
M = 11 also satfsfles E q .  (5.3-10). ) A search of tbis restricted region 
eliminates the values M = 1, 2 as they violate Eq. (5.3-9). 
satis- the design equations, we iatroduce the spike nodel and obsente 
the various Dpu responses. The third order nonlinear DPLL difference 
equatban is solwed using the FOCAL program appearing in Fig. 5.3-1; Table - 
5.3-1 tdentifies the computer variables with ths equation wariables. This 
program i s  essentiaIIy the same as that used in &njunction with the s e d  
In d e 3  to select one third order DPU from the set of candldates 
Ordet DPLL, the Ody 1- 2.20, Ill Which the errOr dgd, 
E& is htegratarl to give AK, which in turn is integrated to give BIG Tinen 
tbe VOO ph;sgD P& is updated US- the proportioaal signal, G 1 B  EKD the 
integral m, AK, and the d0Ubi;e integ~al signal, BK. The computations 
ellow a transient time equal to one cycle of modulation (250 computations); 
elso, the initial 
The ormputer results show that all of the third d e r  DPLL candidates 
--.- lose lock 13  resDonse gog CoILstent amplitude, 32-samPfe spike. While we 
hawe shwn that for small phase errors these loops are stable, an input spike 
iilcreases the phase error and the behavior p d c t e d  by the linear model 1s 
rm~oagerva~i.  ~ t - ' o u t t h a t * r t t h ~ ~ - n / 5 . 2 ~ 1 , m e t h ~ o r d e r  DPU 
camat regain lock after B large disturbance. 
(VOO phase, and both iategrat6lr values) are zero. 
In an attempt to find a ste3ie third order DPLL, the effect of the cbuble 
integration waa redu~ed 
that any combin+m of GI and G2 yielded B DPU that lost locle in response 
te an input spike. 
purther duct ion In Gg to "/5 2 l4 produces several DPU's  which 
are stable In relrponse to a canatant amplitude, 32-sample duration input 
spike. These caadidater were first subjected to constant amplitude, var- 
iable duratioa elpikes to cxxnptm.thsir performme with the s e d  order 
DFU. 0 d ~ O p r e . o r t k t b  M U S , M = a 8 ,  8 h O w e d ~ e m e n t I n t b a t t h e i n g u t  
awing G~ io n/5 9 2 13.  he readz again was 
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I PiC 
AK 
BE 
EK 
GI 
G2 
GS 
Table 5.3-1. The corresponderrce between the variables appearing 
in the prognim of pfg. 5.3-1. end the tJ@ order BPU ecwatbn. 
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spike duration could be increased to 67 samples before the DPLL began 
following the spike. (The second order DPLL began following spikes having 
a 49-sample duration.) Mg. 5.3-2 is the VCO phase in response to a 68- 
sample duration, constant amplitude spike, and it is clear that the DPLL 
follows the spike. If the spike amplitude is permitted to drop to 1 volt, 
the DPU does not follow this spike as displayed in Fig. 5-3-3. 
When the spike duzrtion is increased to 70 samples, the VOO phase 
responds in an altogether different fashicn. Fig. 5.3-4 is tiie VCO phase 
for a 0.5 volt and 0.2 volt minimum spike amplitude. Notice that now the 
DPU neither follows the spike nor supresses it; instead, positive spikes 
are generated. In (a), the DPLL relocks to the sinusoid& modulation with 
a + 2n phase emr and in the p~oecss generates a f 2n- area spike. Note 
that this spike lasts 110 samples (the input spike lasts 70 samples). In 
@), the  DPLL relocks with a 4n phase error, generating a 4~ - area spike 
lasting 150 samples. What we observe here is that the DPtL loses lock as 
a result of bot.. the phase error being increased and the carrier amplitude 
being decreased by the input spi;ce. In the process of regaining lock, positive 
spikes are generated, and these spikes have a larger duration and area than 
the input spike. 
An attempt to further decrease Gg brings no improvement. While the 
momentary loss of lock phenomenon is not present, the effect of the double 
integral path is so s m a l l  so that the third 'order DPLL Behaves essentially as 
the second order loop. For example, with L = 15, M = 7, - 4 3 input 
spike duration can be widened to 47 samples bzfore the . .. . drOWS it; 
the second order DPU wit" identical proportional loop gain and integral 
loop gain follows a 49-sample spike. Other gain combinations yield poorer 
performance then'the second order DPLL. 
Thereiore, we conclude that although a third order D P U  has the abil- 
order DPLL, the third order ity to suppress mare input spikes than a sec 
DPU also has the tendency to lose lock in response to wide input spikes. 
While the DPU regains lock, in  doing so it generates spiKes whose area 
may t\e greater'than the area of the input spike. 
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53.1 Quantization Noise 
As a result of converting the sampled input signal t3 a B-bit k a r y  
word, quantization noise is intmduced. If the voltages representable by 
the &blt d s  are spaced by S wits, an$ the Quan;tirration error is assumed 
to be indepeadent from sample to sample, the quantigatioa noise has a 
power spectral density given by 
(54-3) 
179 
differentiating discriminator: 
for constant modulation (5 b-Sa) 2 3  Tlf 
- 0  
No m 
58-3 3mcatl -on Noise -
Fbeqesult derived in Sec. 4 5 - 3  fw the output buncation mise 
a#rlles the third order DPLL: 
(5 8-3)  
L 
1 % = p 2 2  (f /f ) ( 1 - a  -M ) ( l - P o 2  m s  
*rhere Y is the number of bits truncated. 
- Sb-4 Hi~~monkNaIse  
En the third order 5P‘i.i. the harmoaics generated at the phase detec- 
tor are iiitered by a praportional plus integral plus double integral digital 
fiibet having the transfer function T@): 
180 
sin k 2~ 4m f/f 4 8m - D =  - 
R 16mZ - 1 S 
and the filtered output axip1itua.e is 
(55-10) 
pmdudng the a-atput noise 
w 
(3.5-12) 4 an 93 = 2 O l o g r ~ *  IsmZ - 1 (2rr4m A€!f )’ dB 
S 
ND 
When the carrier is sinusoidally modulated at f €3 with a modula- m 
t h m  index. @, the input phase is 
Q = 9sink2rrf /f (5.5-13) k m s  
A t  this frsquency, the &fer ft;z+or; frcm input phase to VCO phase 
in the hearkited d e l  is approldsately 1L0, and therefore, 
m Q  (5.5-14) k 
Hence the harmonic distortion terms are identical to those of the second 
order DPLL and contains odd haiinics of the modulating frequency, The 
(-1) 
st hanaonic apwars tn the output with ainpiitude 
N 
%*+I 
in the amount 
= 2010g 1 DaMi ! vf.’- dB (56-12) 
noise component wil l  appear in the outpit o d y  if the frequency 
is M o w  the output low pass filter cutoff frequency. (a+ l ) f  
1D 
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- 5.6 Experi mental Results 
The third order DPLL was tested asfng the loop gains 
3 proportional loor gain, G, = n/5 2 
integral loop gain, 
1 
G2 = n j S - 2  a 
14 double integrai loop gain, G = ~ / 5  a 3 
The cdmputer results of Sec. 5.3 show that this set of g d n s  yields a 
stable DPLL which momentarily loses !& In response tc mput noise 
spikes, w 
The parameters used ir, the signal-to-noise ni=asrrements are: 
Fig. 5.6-1 ia the thM order D X L  pexfomance cwve far sinusoidal mod- 
datim. -We &serge that threshold occurs at an input signal-to-noise 
ratio of 24 dR, #-hichTs 6 dB worse than the first order DPU. The rea- 
son for this potu performance is found by examining tire DPLL oLtput, 
wbem one observes splkes extending aver a full cycle of modulation. 
such spikes are: not simply reproductions of the input spikes but rather 
are tha result of tha DPU losing lock. WLen the input noise is increased 
the output spike durations iwrease as the DPLL is thwwn facther out of 
lock'and requires a loages transient to i-eyah lock. 
The &ow 'statements ire clearly Cl.9 --tit& in Mg. 5.6-2 where 
thera appear p t , p h s  of the tNrd oder DP! J, output when the 'input 
stgnal-to-xmise ratio is 13 dB. In (a) we obs - - e -  ordinary ;raise spikes 
appearing in the sinusoids:. output siSnal. :bi the oscLlloscope sweep 
speed ha8 been reduced to ohsenre mariy . . of the output and we ob- 
serve that tho DPU lc ;e8 lock of the SinLSoAaril lnodulation and mquiros 
about six @ycles of modulation to r e i x k .  Note that in addition, we obselve 
. 
. 
- 
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Fig. 5.6-2. Third order CPLt output with 2ktd L~L.: siiiusvidal modulation 
and an input signal-to-noise ratio of i 3  dB. In (ai, observe input no!< 
spikes being reproduced at the output w W e  i r .  (L, otsenre the loss of 
lock. 
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Fig 5.6-2~;. Illustrating third order DP! 5 losing lock to the sinusoidal 
nodulation. 
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1 
i 
(c), a more severe loss of lock is, di, picy-26, with t\e DPLL requiring 
about 34 cycles of ndulation to regain lnck. It is precisely this ioss 
oi lock which contributes sigt\ificantly to the output noise and is bspon- 
_siHe for ths degradation in perforwnce of the thirvl ortser O?Uc 
The third Order D P U  perfanaance with constant offsc 
. 
.&dation 
appears in Pig. 5.6-3, where we obsewe thct threshold OCCUTS at an input 
I; ignal-to-noise ratio of 17 dB, which Is identioal-to threshold for ttc; 
Becond order DPU. However the third order DPU ow? fcnally losss lo& 
and t Y s  accaur.+,s for the steeper slope below t w  10l.~ then ;or the se8- 
-end crdeh DPU which retains lock evet? after an *hput s';fi;3 NotB-far 
example that at Si /vfm = 15 dB, we have SOIN, = 19 QB for tht second 
order DPLL and So /No = 15 dB for the tW older LA - L. 
4 computer sixnulation [lS 1 for a third order az'%kg phase-locked 
loop pr8dic-U Si/?lf = 15.8 dB at threshold; experimental results yield& 
[I4 1 Si /rlf 
.ond &ea analog phase-locked loop. Notice that tho same pbsoamenon 
occurs wlth the digital phase-Socked loops; the t M  order DPU p w f d e s  
- no threshdd imprwement over the second order DPU. 
m 
=: 16.3, which is only e Q,2 dB improvement over the sew m 
A pho- ograph of an mtput spLke appetxs in Pfg. 5.5-4, for whicli the 
input elgnal freguenel is d c ; * ~ n &  600 Hz above the carrier freqwwy and 
the h p v t  isgnal-to-noise ratio is 14 dB. The spike I s  negative, as are all 
the spikes, since the inout slgnd f;equenc$ is deviated to its r,oe?Lve ex- 
terne. W e  may calculate the theoretlcd =ea of the ma \t 870C9 and com- 
pare it to .he experimentally obtained value. 
Wh-m the D?U follows an i v t p u t  noisc spik?, ilk V C O  pnase ir *m%ses 
(5.6-1) 
:?nd assuming a 39ike occurs during the in tend  k = 1 50 :: - K, tho sum+ 
tian of the output values is 
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Fig. 5.6-4. A thermal noise spike 
output when the carrier fmqwncy lsdeviatedby6OOHg and 
in the third order DPU 
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Fig. 5.6-5. Illustrating the third order DPU loss of lock in response 
to an -put spike. 
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As each yk represents the output woltage cwer the entire sampling 
period. Te - 80 CI sec.,the area underthe output pike i i 
K 
(5.64) 
in good agreement oath the theopeaical value. 
o s ~ o s c o p e  sweep i s  ~ l o ~ l o e d  to-iio msec/cm. TO put this picture into 
proper perspeditte.recogniee that the two small  spikes to the left of the 
large onas are thermal nobe spikes S i m i h  to that of Fig. 5.6-4. The 
The D a t l ~ s  &lack i~ illmted ia F@. 5.6-5 in ~ h k h t h e  . 
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In this ~anclu- chapter, a s - w  is m-t& of what 
has Seen accompflshed by this thesis, and how It campares with 
other phase-locked loop analyses and -s; In addidon, a 
discussion is given umcemlng what problems have not yet heen 
solved. 
The all digital phase-locked loop featured In this dlssertatlon 
was ori& by j. ~ardnidt, D. L. -, ~ o d  this author. It 
i s  completely digttal in na;ture; Le., beyond the A I D  converter, al l  
signals in the DPU are binary words. Wnthin the DPLL, there is no 
conversioa back to an analog signal for the purpose of tuning a voltage 
controlled osdllatm. In fact, there is no oscillator or coucltef within 
the DEzf; instead there is an algorithm to determine the value an osc- 
illator ooould have at the sampling instant. In this way, we generate 
the oscillator output only at the time that Its value is needed for other 
computations. 
Another feature of t h ~  DPLL presented here is its synchronous, 
real-time operation. The sampling frequency Is constant and all :he 
required arithmetic and logic operatlcms are performed within one sam- 
pling period, generating an output sequence whcih is converted to ana- 
log form and filtered. An equation (developed In Sec. 2.2) relating the 
sapl ing frequency to the carrier frequency must be satisfied to guar * 
antee proper D P U  operation. The synchronous operation enables a 
- time-shared operation of one DPU to demodulate several FM signals 
simultaneously. 
To obtaln the real-time operation of the D P U  the VCO Is design- 
ed so that its output has two possible values, corresponding to a square 
wave oscillator. This eliminates the need for a binary multiplication at 
the phase detector as a multiplication by t l  is accomplished using ex- 
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C ~ U S I V ~ - O ~  ~ i i t k ~ .  FWtil& the uw C$ a squar~ w ~ v c  VCO shplf€:es 
the D P U  hClUWal2, I& g r c ~ d y  COi&AiCLt@& tr.6 an& s ~ S  Of Cl$ 6011- 
linear, DPU difference equation. A unique feature of this equatio~ 
is that its solution does not converge to aero in response to B carrier 
input but approaches a periodic sequence having an average value of 
zero. This beiiavior resuits direct iy  &om the absence of any filtering 
immediately after the phase detector multiplier. 
The tqnsient response to an unmodulated carrier could be ob- 
tained only kr the first order DPLL and for the case of no input thermal 
noise. ¶'hi time to gain lock as a function of initial VOO phase and 
lwp gain cannot be expressed in closed form but is presented graphi- 
cally. When an integmtor i s  added to the fornard path (yielding the 
second d e r  DPLL), not wen  a graphical solution could be developed. 
(Compare to [Zl ] where a stability analysis could be performed only 
for a first order system.) As a dsdt, no information about the acqui- 
sition performance of the second and third order DPU's was obtained. 
No a t tempt  was made  to pursue such an investigation. 
> 
'phe purpose of this work was to design,davelop, and analyze a 
digital phase-locked loop for FM demodulation and threshold exten- 
sion. To o&ain information about the DPU performance at low input 
signal-to-noise ratios, a model of an input noise spike was introduced, 
and the DPLL equation was solved using a digital computer. This pro- 
cedure cwid nat predict where threshold OCCUTS, but d d  only provide 
a comparison between first,second, and third order D P U ' s  and a differ- 
entiating discriminator. Despite this limitation, the s pike model was 
successful in finding a second order D P U  which yielded a five dB 
threshold extension beyond that of a first order DPLL. This improvement 
is obtained for constant offset modulation with a modulating index of 10. 
Furthermore, the spike mode1 predicted the momentaw loss of lock of 
the third order DPU in res ponse to an input spike, and it was this loss 
of lock that deteriorated the bhird order D P U  performance, producing no 
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t h r e A d d  B.ytensiOia 5~yond C3e s e d  cder DP'd f a -  coitstist 
offsei aadulaxkn an< +tit cishold Setsrimatfm for stwsoidal mxju- 
lation. This is an extremely important "negative result 
past, investigators hawe discuti6& &&e 2urez!z2c! cxt~zsiez cf !Sgkr 
order loops. Here, we have s h w n  that threshold extension does e 
In the 
OCCUT. 
The experimental results -aimxi show that the second order 
DPU provides as much threshold extension as does an analog phase- 
locked loop c14 ]. Ruthermore, it is demonstrased that no additional 
e%tension is obtained by a third order DPtL, as was prwimsly demon- 
strated experimentally with analog phase-lodred loops c14 ]. 
The experimental results also shoolo the effect ofthe number of 
bits used on the threshold signal-to-noise ratio. It is found that in 
reducing the number of bits in the A/D commter from 10 to 3, threshold 
is deteriorated by 5 dB. In addition, if 10-bit arithmetic *is US& 
throughout the DPU ( thus introducing truncation error), threshold 
suffers a deterloration of I dB. 
The fad that maximum threshold extensla occurs for constant 
offset madulation suggests that further research be conducteu in apply- 
ing the DPU for demodulating W a r y  FSK signals. In this respect, the 
transient behavior of the DPU must be investigated when the input fre- 
quency deviation m p t l y  cr~aqes. Also, the DPU acquisition perfor- 
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HARMONICS NOT INCLUDED 
Here we consider the transient response to an d u l a t e d  carrier 
. by the first order digital phase-locked loop in which the square wave 
voo harmonica are suppressad. 
a. (3.2-1), =peat& W. 
equation describing the system is 
4 = @k - (=lrr) ShGk (A1 - 1) - k + l  
E o < 4 ~ / n  & then any initial Go except n(mot !IO ~ r )  generates a 
sequence whose limit is zero (modulo m). In geaeral, the sequence has 
infinite length. however, for certain isloased values of eo (which de- 
pends on the loop gain G), the sequence has finite length (Le., the trans- 
ient lasts a finite time). 
Theorem A-L. The sequence generated by Eq. (AI-I) converges to 
Proof; Observe that.bex~use.ofthe sin &k term, the sequence is 
Z ~ ( m d d 0 ~ ) f f  O c ~ / n c 2 a n d 6  #n(Irroddom)D 
0 
unchanged by a m, n an m~r, shtfQ h w  we consider -ne@ e 
0 
d y ;  
First resix@ the gain G so that 
Then the sequence is monotonic decreasing and bsunded from below if 
0 5 eo 
from above if -n eo e 0. Hence the sequence oonverges and it is clear 
from Eg. (Al-1) thafthe limit is zero. 
n, w h e  the sequence is monotonic Increasing and bounded 
Nmt, consider 
, I 
0 
Fig. AX-1. The detmaination of 
I 
?Yg. Al-2. The determination of 0 
where S2 is the VCX) phase repuld to generate at the next iteradoq: 
The value. S, 48 shown geometrically in Fig. Al-2. Note that if 6 = * S2 
then = *Ql and gk o for k 2 2; i . 8 . D  the transient requires ttLo 
iterations. ~ 
i 
0. 
When *I '< leo I < p2, we have OC I <  iP since the curve sincp 1 
is between the two straight lines, rg and cp- SI (see Fig. A1-2). Hence ek- 0. I 
For I ' >  fi, , W 8  again partition this interval at **3 W h e r e  
105 * 
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In this appendix we prcwe the assertions made in Sec 3.3 about the 
first order DPU transient where the VCO waveform is a square wave. 
Theorem A2-A. If 0 < 2G n/2m and 
These conditions may be simplified by obsenring that the VCO aiiument, 
kn/2rn f Gk , is an increasing function of k. This is true hecause 
4gk = G \. 2 -2G > -n/2m. aence the conditions of E-. (A2-3) reduce 
to four conditions: 
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(U! ?I,.- +e VOO operation, 
2m-r-1 
P O  
- 8  + G (+i)(-2Gcospn/2m) am-r o B, 
But 
since 
Also, 
2m-r-1 2m 
C cospn/ilm = - C coapn/am 
P O  p2m-r 
Therefore, 
r 2m-r- 1 
C . cosprr/2m - C cospn/2m = o 
P O  P O  
and 
(iu) Wehave * 
2m-r 
P O  
n 
a + G c (+l)(-2cos pn/2m) 
@2rn-I+1= cpo 
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and 4 2 (r-1) n/Zm, which is identical to (iii). 
(iv) We have, using Eq. (A2-4), 
2m-1 2m- I 
~ 2 m - r  p2m-r 
= rn/%m + C 2Gcospn/2m rn/2m + C n/2m 
= rn/2rn + rn/%m S 2 n ,  
proving (iv) and the theorem. 
Theorem A2-2. Witk the hypotheses of Th. A2-1, 0 $2m 4 eo. 
- Proof: We have 
r- 1 
Sin- cos W/2m 0, we have immediately @,m q bo. 
P I  
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(i) -nl 4 
0 
The ploofs are straightfoxward: 
(i) is pert of-. the hypotheses. 
r- 1 
300 
NOW, since < n/2mD the summation term i s  negative, so that 
prwing (iv) and the theorem. 
20 1 
r-l 
0, we have fmmsdiately earn> go. 
1 
1 
1 
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APPENDIX 3 
FIRST ORDER DPLL BANDWIDTH 
In this appendlx, we calculate the beaciwictah d the l l n e M  
first order DPLL, having transfer fuactLon 
'phs Bknre rssult has a graphical interpretatfan. The quantity 
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d = 11-(1-4G/n)e-1e1 =I le'e-(l-4G/n)I 
istbedistancebetrreenz=l-G/n and z = J e  a s s m i n  
Fig. A3-1. We ere lodtlag Rhr 6 such that d =t6(46/n). Now if 
=/ne< 1, then near e = 1, the unit drcle and a vertical line passing * 
through z = 1 are approximately identical, as illustrated in Fig. 83-2. 
Hence to find S , ' m  may construct an isosceles right Mangle as Shawn, 
as befkWe* 
Nate that using the vertical line in lieu of the unit drcle results 
in a bndwldth which i s  emaller *- than the exact d u e .  This i s  clear 
from Fig. A3-2. 
a04 
Irl = I  z -plane 
i 
4 I -  ~6 
Fig. A3-2. The sihration in the neighbdmod of z - 1 when 
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II. A New Area of Investigation 
The Phase Lockrd Loop employs a linear loop filter to process 
the phase detected signal before correcting the frequency of the 
voltage controlled oscillator . 
We feel that the output of the phase detector car1 be processed 
nonlinearly thereby obtaining a "better" estimate of the phase of 
the incoming signals. Nonlinear processors are in general diffi- 
cult to construct and may even require the use of a digital computer. 
S c h i l b g  and Ucc i  have determined a relatively simple nonlinear 
processor. 
Schilling and U c c i  are currently analyzing the respocse of a 
PLL which uses an adaptive delta modulator as a nonlinear processor. 
The delta modulator can be us'& to obtain an accurate estimate of the  
phase and is easily integrated, thereby resulting in an efficient low 
volume, low cost device. 
A detailed discussion of this device will b. presentsd in the final 
report. 
